

ABSTRACT

A first circuit layout design is obtained, and a second circuit layout design is obtained. A first topology graph is generated for the first circuit layout design, and a second topology graph is generated for the second circuit layout design. The first topology graph and the second
5 topology graph are compared to obtain a comparison result. The comparison result is reported.

DC2-521274